"..." - Il Prof
Deep Insights for Chip Builders
The move to 450mm wafers is under way, but nagging questions about ROI remain.…
DFM processes are no longer optional. They are now required by manufacturers to create efficient, high-performance chips…
Planar FD-SOI, FinFET, RF, memory and more – highlights of some great papers…
The latest milestones and future trends for making MEMS a mainstream technology.…
Even ‘average’ is a good thing when it comes to wafer demand.…
Low e windows built using the design rules
Last week I identified the 4 energy bands that determined the effectiveness of windows; visible, solar near IR, re-radia…
SPIE Advanced Lithography 2013 - day 4
The last day of the conference gave the tool updates. So how is EUV progressing?…
Lessons From Past Architecture Wars
Why was Intel so successful when its very capable rivals were not? And can it maintain its lead?…
Fab Equipment Spending To Rise
Strong 2nd half pulls 2013 finally into positive territory, 2014 growth in double digits.…
There's More To EUV Than Source Power
With a more powerful source, lithographers can use less-sensitive resists that are less prone to pattern collapse.…
President Obama Visits Applied Materials
Tour grabs national headlines as President speaks out on jobs and manufacturing.…
The following paper provides Via Fanout and Trace Routing solutions for various metric pitch Ball Grid Array Packages. Note: the “metric” dimensions are the ruling numbers. To solve the metric pitch BGA dilemma, one should have a basic understanding of the metric feature sizes for:
To download this paper, click here.
Tags: Mentor