Pete Singer interviews new CEA-Leti CEO in Grenoble, France.
Podcasts Videos Webcasts Archive
TSMC’s new low-power tech platform and ARM-based networking processor with finFET technology; New 3D IC being researched; Dow Corning offering new 150mm SiC wafers
EUV available at 10nm; Mentor Graphics appoints new VP of Embedded Systems; ProPlus expands operations in Europe; Rudolph releases new SONUS technology
Front end fab equipment spending to increase in 2015; SEMI wins request for etch equipment export control review; GaAs device revenues on the rise; GlobalFoundries announces research scholarship
New biosensing material from UC Santa Barbara researchers; Contour Semi awarded new patents; New CEO at Fujitsu Semiconductor America; UMC joins Fujitsu’s new foundry company
Fairchild Semiconductor closes two facilities; Intel releases new packaging technologies, Thinnest-possible semiconductor material; New metrology tools from KLA-Tencor
Silicon wafer shipments increase; The growing semiconductor industry in India; Equipment book-to-bill ratio remains steady; Next-generation smart glasses in development
Global semi sales hit record high; Benchmark established for EUV; Semiconductors for health and fitness set for double-digit growth; Smart cities on the rise
Gigaphoton achieves 92W EUV light source output; New graphene substitute has HVM potential; SMIC and Qualcomm collaborate; Nanolab Technologies acquires Microtech
Inpria completes another round of financing; GS Nanotech to launch mass assembly of 3D TSVs; memsstar relocates; Entegris launches i2M Center
You are currently browsing the archives for the Podcasts Videos Webcasts category.
The increasing demand for wireless data bandwidth and the emergence of LTE and LTE Advanced standards pushes radio-frequency (RF) IC designers to develop devices with higher levels of integrated RF functions, meeting more and more stringent specification levels. The substrates on which those devices are manufactured play a major role in achieving that level of performance.
Everybody’s talking about it, but just what is DFM? According to various EDA company websites, design for manufacturing can be: generation of yield optimized cells; layout compaction; wafer mapping optimization; planarity fill; or, statistical timing among other definitions. Obviously, there is very little consensus. For me, DFM is what makes my job hard: Characterizing it, and developing tools for it, is the most important item on my agenda.
In nanometer designs, the number of single vias, and the number of via transitions with minimal overlap, can contribute significantly to yield loss. Yet doubling every via leads to other yield-related problems and has a huge impact on design size. While there is still concern over of how many vias can be fixed without rerouting and without creating DRC violations, the Calibre via doubling tool can identify via transitions and recommend areas for second via insertion without increasing area.
Certain measurement methodologies can be inaccurate even if they’re precise, and there are known errors associated with certain system parameters.
The etch loading effect is the dominant factor that impacts final CD control at advanced nodes with shrinking critical dimension.
A look at ways to simplify the optical and resist model calibration and to speed up the entire process.
Fabricating interconnects is one of the most process-intensive and cost-sensitive parts of manufacturing.
Testing interposer-based versions of stacked die and future versions using through-silicon vias.
EUV will introduce unwanted patterning distortions that must be accurately modeled and corrected.
How to tame data file sizes, address fractured data files creation and streamline data review techniques.