IFTLE 192 Semi Singapore: Review of SEMI 3DIC Standards Activities
By Phil Garrou
IFTLE has said many times that it will be impossible for a complicated technology like 3DIC to ever become commercial without standardization. SEMI has been working on this now for 3+ years . Lets take a look at their recent update from their SEMICON Singapore presentation.
Semi 3DIC standard Activities
Semi updated their 3DIC standards activities in late 2010 with the following structure:
So far, they have published the following standards:
SEMI 3D1-0912, Terminology for Through Silicon via Geometrical Metrology
– Clear and commonly accepted definitions are needed for efficient communication and to prevent misunderstanding between buyers and vendors of metrology equipment and manufacturing services.
– The purpose of this Document is to provide a consistent terminology for the understanding and discussion of metrology issues important to through silicon vias (TSV).
SEMI 3D2-1113, Specification for Glass Carrier Wafers for 3DS-IC
– This Specification describes dimensional, thermal, and wafer preparation characteristics for glass starting material that will be used as carrier wafers in a temporary bonded state;
– Methods of measurements suitable for determining the characteristics in the specifications indicated.
SEMI 3D3-0613, Guide for Multi-Wafer Transport and Storage Containers for 300 mm, Thin Silicon Wafers on Tape Frames
–Address the methods for shipping thin wafers on tape frames.
SEMI 3D4-0613, Guide for Metrology for Measuring Thickness, Total Thickness Variation (TTV), Bow, Warp/Sori, and Flatness of Bonded Wafer Stacks
– Control of bonded wafer stack (BWS) thickness, total thickness variation (TTV), bow, warp/sori, and flatness metrology, is essential to successful implementation of a wafer bonding process.
– This std provides a description of tools that can be used to determine these key parameters before, during, and after the process steps involved in wafer bonding.
SEMI 3D5-0314, Guide for Metrology Techniques to be used in Measurement of Geometrical Parameters of Through- Silicon Vias (TSVs) in 3DS-IC Structures
– This std assists in the selection and use of tools for performing measurements of geometrical parameters of an individual TSV (through-silicon via), or of an array of TSVs.
SEMI 3D6-0913, New Standard: Guide for CMP and Micro-bump Processes for Frontside Through Silicon Via (TSV) Integration
– This std provides a generic middle-end process flow to define acceptable TSV and CMP quality criteria as well as to develop methodology and measuring procedures for micro-bump.
SEMI 3D7-0913, New Standard: Guide for Alignment Mark for 3DS-IC Process
– Photo alignment mark configuration is the key to ensure consistent and precise alignment of layers, chips and wafers.
– This std provides an alignment mark strategy for chip to chip, chip to wafer, and wafer to wafer stacking.
NA Task Force Overview
Bonded Wafer Stacks -– Create and/or modify specifications that reflect bonded wafer stacks parameters and the wafer bonding process.
Inspection & Metrology – Develop standards for metrology and inspection methods to be used for measuring TSV properties, bonded wafer stacks, and dies used in the 3DIC manufacturing process.
Thin Wafer Handling – Develop standards for reliable handling and shipping of thin wafers, dies (e.g., Micro-pillar Grid array -MPGA) used in 3DIC high-volume manufacturing (HVM).
Taiwan 3DS IC Testing Task Force
• Design for Test (DfT) such as test structures and placement
• Test methodologies such as contact method and test procedures
• Test fixtures such as probe card and probe interfaces
Taiwan 3DIC Middle End Process Task Force
• Develop criteria for micro-bump dimensions, planarization and related. Dimensions can be determined into wafer-to-wafer level (WWL), die-to-wafer level (DWL), and die-to-die level (DDL).
• Develop criteria for TSV CMP process and related. (Via size, via surface roughness, post CMP Cu step height, and post CMP Cu bump planarization uniformity)
• Develop standard for photo alignment mark and overlay mark. Alignment marks for patterning TSVs and stacking devices/wafers would be standardized for recognition.
• Suggest wafer or die thickness variation and warpage before and after MEOL and identify thickness variation, void size, overall void percentage of temporary bonding glue layer, warpage control after temporary bonding and corresponding measure method.
• Develop TSV quality criteria such as thickness uniformity, TSV depth variation, void, pattern density, TSV metal extrusion.
Japan Thin Chip Handling Task Force
The Thin Chip Handling TF aims to develop standards for carriers such as chip trays for reliable handling and shipping of thin chips and dies used in high-volume 3DIC manufacturing.
• Test Method for Measurement of Chip (Die) Strength by Mean of Cantilever Bending was submitted
For more information, please visit the SEMI 3DS-IC Google Site: https://sites.google.com/a/semi.org/3dsic/
More from SEMI Singapore in next weeks IFTLE.
For all the latest in 3DIC and Advanced packaging, stay linked to IFTLE…