Solid State Watch: August 19-25, 2016
TowerJazz and SMIC’s sales forecast to surge in 2016; Intel to produce 10nm ARM chip designs; GlobalWafers to acquire SunEdison Semiconductor; SEMI posts July 2016 book-to-bill report
Podcasts Videos Webcasts Archive
Edwards Vacuum on Safety Protocols in the Fab Environment
Pete Singer and Geoffrey Stoddart, Global Services Marketing Director, Edwards Vacuum, met up at SEMICON West 2016 to discuss ROI associated with safety investments in a fab setting, effective communication on fab safety topics, and raising awareness of safe wafer processing practices.
Solid State Watch: June 3-9, 2016
Semiconductor Industry Association announced worldwide sales of semiconductors reached $25.8 billion; SEMI announced that 19 new fabs and lines are forecasted to begin construction in 2016 and 2017; Tiny lasers enable faster, less power-hungry next-gen microprocessors; IC Insights releases update to Market Drivers Report
Solid State Watch: May 27-June 2, 2016
GLOBALFOUNDRIES announced a joint venture with the government of Chongqing; Texas Instruments maintains leadership in analog IC marketshare; Micron releases two new solid state drive products; UT Dallas physicists research topological insulators
Solid State Watch: May 20-26, 2016
SEMI releases new book-to-bill ratio report; Infineon and imec share details of their CMOS-based 79 GHz sensor chip; Synopsys introduces pre-wafer simulation solution; Researchers find new method for doping single crystals of diamond
Solid State Watch: May 13-19, 2016
IBM scientists achieve storage memory breakthrough; Kateeva closes its Series E funding round with $88 million in new financing; Worldwide silicon wafer area shipments increased during the first quarter 2016 when compared to fourth quarter 2015 area shipments; New type of graphene-based transistor will increase the clock speed of processors
Solid State Watch: May 5-12, 2016
Worldwide semiconductor capital spending projected to decline 2 percent in 2016; Worldwide sales of semiconductors reached twenty six point one billion for the month of March 2016; STATS ChipPAC ships over one billion fan-out wafer level packages; Rudolph Technologies appoints of Debbora Ahlgren as VP of global customer operations
Behind the Scenes: Presto Engineering
Tim Lillie, General Manager, North America, provides a look at Presto Engineering’s operations in this corporate video.
Solid State Watch: December 4-10, 2015
Semiconductor fab equipment spending growth in 2015; NXP and Freescale complete merger; Atomically-flat tunnel transistor overcomes fundamental power challenge of electronics; Imec boosts performance of beyond-silicon devices
Solid State Watch: November 27 – December 3, 2015
Researchers discover new phase of carbon; IDMs on track to outpace fabless semiconductor supplier growth; Advanced packaging to reach 44% of packaging services by 2020; European Commission approves Avago acquisition of Broadcom
-
You are currently browsing the archives for the Podcasts Videos Webcasts category.
Resource Center
White Papers
The Final Days…Getting to Sign-Off Faster with Calibre
Please log in or register to view this white paper.
RF-SOI Wafers for Wireless Applications
The increasing demand for wireless data bandwidth and the emergence of LTE and LTE Advanced standards pushes radio-frequency (RF) IC designers to develop devices with higher levels of integrated RF functions, meeting more and more stringent specification levels. The substrates on which those devices are manufactured play a major role in achieving that level of performance.
DFM: What is it and what will it do?
Everybody’s talking about it, but just what is DFM? According to various EDA company websites, design for manufacturing can be: generation of yield optimized cells; layout compaction; wafer mapping optimization; planarity fill; or, statistical timing among other definitions. Obviously, there is very little consensus. For me, DFM is what makes my job hard: Characterizing it, and developing tools for it, is the most important item on my agenda.
Via Doubling to Improve Yield
In nanometer designs, the number of single vias, and the number of via transitions with minimal overlap, can contribute significantly to yield loss. Yet doubling every via leads to other yield-related problems and has a huge impact on design size. While there is still concern over of how many vias can be fixed without rerouting and without creating DRC violations, the Calibre via doubling tool can identify via transitions and recommend areas for second via insertion without increasing area.
The Impact Of 14-nm Photomask Uncertainties on Computational Lithography Solutions
Certain measurement methodologies can be inaccurate even if they’re precise, and there are known errors associated with certain system parameters.
A Study Of Model-Based Etch Bias Retarget For OPC
The etch loading effect is the dominant factor that impacts final CD control at advanced nodes with shrinking critical dimension.
Automation of Sample Plan Creation For Process Model Calibration
A look at ways to simplify the optical and resist model calibration and to speed up the entire process.
Extending Copper Interconnect Beyond The 14nm Node
Fabricating interconnects is one of the most process-intensive and cost-sensitive parts of manufacturing.
3D-IC Testing With The Mentor Graphics Tessent Platform
Testing interposer-based versions of stacked die and future versions using through-silicon vias.
EUV Flare And Proximity Modeling And Model-Based Correction
EUV will introduce unwanted patterning distortions that must be accurately modeled and corrected.