<?xml version="1.0" encoding="UTF-8"?><rss version="2.0"
	xmlns:content="http://purl.org/rss/1.0/modules/content/"
	xmlns:dc="http://purl.org/dc/elements/1.1/"
	xmlns:atom="http://www.w3.org/2005/Atom"
	xmlns:sy="http://purl.org/rss/1.0/modules/syndication/"
		>
<channel>
	<title>Comments on: What Comes After FinFETs?</title>
	<atom:link href="http://semimd.com/blog/2012/08/15/what-comes-after-finfets/feed/" rel="self" type="application/rss+xml" />
	<link>http://semimd.com/blog/2012/08/15/what-comes-after-finfets/</link>
	<description>Deep Insights for Chip Builders</description>
	<lastBuildDate>Thu, 25 Apr 2013 16:16:36 +0000</lastBuildDate>
	<sy:updatePeriod>hourly</sy:updatePeriod>
	<sy:updateFrequency>1</sy:updateFrequency>
	<generator>http://wordpress.org/?v=</generator>
	<item>
		<title>By: Sam Zhang</title>
		<link>http://semimd.com/blog/2012/08/15/what-comes-after-finfets/#comment-29754</link>
		<dc:creator>Sam Zhang</dc:creator>
		<pubDate>Mon, 27 Aug 2012 17:36:04 +0000</pubDate>
		<guid isPermaLink="false">http://semimd.com/?p=6553#comment-29754</guid>
		<description>5nm FinFet will be out of pic at least till 2016 when EUV is starting to get mature a little bit.

III-V EPI based 10nm FinFet will be the next generation to solve the junction engineering challenges &amp; enhance the channel mobility.</description>
		<content:encoded><![CDATA[<p>5nm FinFet will be out of pic at least till 2016 when EUV is starting to get mature a little bit.</p>
<p>III-V EPI based 10nm FinFet will be the next generation to solve the junction engineering challenges &amp; enhance the channel mobility.</p>
]]></content:encoded>
	</item>
	<item>
		<title>By: m jin</title>
		<link>http://semimd.com/blog/2012/08/15/what-comes-after-finfets/#comment-29432</link>
		<dc:creator>m jin</dc:creator>
		<pubDate>Fri, 17 Aug 2012 09:01:06 +0000</pubDate>
		<guid isPermaLink="false">http://semimd.com/?p=6553#comment-29432</guid>
		<description>The shrinking roadmap is to be continued on TFETs, nanowire FETs and GAA.  Neither CNFET or graphene offers too much benefit to conventional approaches.

Please have a look at the history.  The movement from pnp transistor to field effect transistor effectively changed the driving method from (base) current to (gate) voltage.  Today, as device size is less than several hundred A, the voltage driving method becomes a major bottleneck.

It is the time for revolution. Instead of replacing semiconductor material, why not change the method to drive a transistor?!  I am proposing these years on a CHARGE-driven advance transistor, which is c.f. my research on MOSFET.  

Should you like to learn details please feel free to contact me. Cheers.</description>
		<content:encoded><![CDATA[<p>The shrinking roadmap is to be continued on TFETs, nanowire FETs and GAA.  Neither CNFET or graphene offers too much benefit to conventional approaches.</p>
<p>Please have a look at the history.  The movement from pnp transistor to field effect transistor effectively changed the driving method from (base) current to (gate) voltage.  Today, as device size is less than several hundred A, the voltage driving method becomes a major bottleneck.</p>
<p>It is the time for revolution. Instead of replacing semiconductor material, why not change the method to drive a transistor?!  I am proposing these years on a CHARGE-driven advance transistor, which is c.f. my research on MOSFET.  </p>
<p>Should you like to learn details please feel free to contact me. Cheers.</p>
]]></content:encoded>
	</item>
</channel>
</rss>
