Imec Demonstrates 3D Integrated DRAM-on-Logic
Imec and its 3D integration partners said they have proven the potential of 3D integration of a commercial DRAM chip on top of a logic IC for next-generation low-power mobile applications. Imec’s applied 3D EDA (electronic design automation) tools including thermal models were used to design the next-generation 3D stacked ICs.
The 3D stack resembles as close as possible future commercial chips. It consists of Imec’s proprietary logic CMOS IC on top of which a commercial DRAM is stacked using through-silicon vias (TSVs) and micro-bumps. Heaters were integrated to test the impact of hotspot on DRAM refresh times. And the chip contains test structures for monitoring thermo-mechanical stress in a 3D stack, ESD (electro-static discharge) hazards, electrical characteristics of TSVs and micro-bumps, and fault models for TSVs.
Imec said its 3D integrated DRAM-on-logic demonstrator showed that a minimum die thickness of 50µm is required to deal with local hot spots on the logic die, which are generated by local power dissipation. Due to the strongly reduced lateral heat spreading capability of thin die, these hot spots are higher in temperature and more confined if the die thickness is reduced.
The hot spots on the logic die cause local temperature increases in the memory die. This may cause a reduction in retention time of the DRAM devices. However, Imec’s 3D stacked demonstrator has proven that the DRAM may not be thermally isolated from the logic die since the DRAM die also acts as an effective heat spreader for the logic die. As such the intensity of the hot spot is reduced and thereby the temperature rise in the DRAM device is strongly limited.
The results of the various experiments allowed Imec to calibrate our thermal models which are implemented in 3D EDA tools.
“We are excited to achieve this milestone in collaboration with our 3D integration partners including memory suppliers and IC manufacturers. This test-chip and our 3D design tools and thermal models are an important step for the introduction of 3D technology in DRAM-on-logic for mobile applications;” said Luc Van den hove, president and CEO of Imec. “To boost the performance towards high-end applications, Imec will set up a cooling research program.”
This work was executed in collaboration with Imec’s key partners in its core CMOS programs Globalfoundries, Intel, Micron, Panasonic, Samsung, TSMC, Fujitsu, Sony, Amkor and Qualcomm.
Qualcomm, Micron and GlobalFoundries gained ground in the top 20 rankings in terms of sales in the first quarter of 2012, according to IC Insights. GlobalFoundries replaced Elpida in the top 20 rankings. The foundry vendor also jumped ahead of United Microelectronics Corp. (UMC). 
The IC business climate continues to improve in 2012, prompting various firms to raise their respective capital spending forecasts. Total semiconductor capital spending is now projected to hit $56.5 billion in 2012, nearly flat from the previous year and almost $6 billion higher than the January outlook, according to a new forecast from VLSI Research Inc.