The Challenge of 3D

Community

"..." - Il Prof

Comment from: Transdermal patches - a maturing bio imprint application ?

Deep Insights for Chip Builders

Our Sponsors

Blogs

Piecing It Together

Bigger Wafers, Bigger Risk

The move to 450mm wafers is under way, but nagging questions about ROI remain.…
Mentor Musings

DFM Success At SMIC

DFM processes are no longer optional. They are now required by manufacturers to create efficient, high-performance chips…
ASN's All Things SOI

VLSI Kyoto - The SOI Papers

Planar FD-SOI, FinFET, RF, memory and more—highlights of some great papers…
The Foundry Files

MEMS Explosion

The latest milestones and future trends for making MEMS a mainstream technology.…
Semico Spin

Painting By Numbers

Even ‘average’ is a good thing when it comes to wafer demand.…
ImPatterning

Low-e Windows Built Using The Design Rules

How to create low e windows using design rules for the four energy bands.…
Litho Guru

SPIE Advanced Lithography 2013 - day 4

The last day of the conference gave the tool updates. So how is EUV progressing?…
Edges Of Darkness

Lessons From Past Architecture Wars

Why was Intel so successful when its very capable rivals were not? And can it maintain its lead?…
Viewpoints: SEMI

Fab Equipment Spending To Rise

Strong 2nd half pulls 2013 finally into positive territory, 2014 growth in double digits.…
Riding the Silicon Rapids

There's More To EUV Than Source Power

With a more powerful source, lithographers can use less-sensitive resists that are less prone to pattern collapse.…
Applied Innovation

President Obama Visits Applied Materials

Tour grabs national headlines as President speaks out on jobs and manufacturing.…

More Blogs

Juan Rey, senior director of engineering for Mentor Graphics’ Design To Silicon Division, talks about 3D stacking and 3D structures on chips.

Share and Enjoy:

Tags: Mentor

This entry was posted on Wednesday, July 6th, 2011 at 6:23 pm and is filed under Podcasts Videos Webcasts, Technology Features. You can follow any responses to this entry through the RSS 2.0 feed. You can leave a response, or trackback from your own site.

Comments

Featured Video

FinFETs On SOI

What's changing at the leading edge of Moore's Law and why those changes are so important.

Industry Research

Equipment Numbers Mixed For Q1

Year-to-year comparisons look dire everywhere but Taiwan, but sequential numbers look much better.

Mixed Signals

Following a disappointing period in the first quarter of this year, IHS plans to lower its chip forecast to 4.8% for 2013, down from 5.6% in the previous forecast.

More Industry Research

Resource Center

White Papers

EUV Flare And Proximity Modeling And Model-Based Correction

EUV will introduce unwanted patterning distortions that must be accurately modeled and corrected.

Mask Data Preparation Flow For Advanced Technology Nodes

How to tame data file sizes, address fractured data files creation and streamline data review techniques.

Computational Lithography

Enabling 12 technology nodes in 12 years.

Next-Generation Signoff Analysis

Best practices for tackling electrical, physical and manufacturing challenges.

Optimizing Test To Enable Diagnosis-Driven Yield Analysis

Decreasing time to yield requires planning for what patterns to generate, what data to archive and hot to optimize your test program.

Calibre RealTime: Placing Signoff Verification into the Custom Designer’s Hands

A look at how to reduce custom/AMS design cycle time while improving design quality with on-demand, in-design signoff-quality verification.

A Call To Action: How 20nm Will Change IC Design

Double patterning marks a turning point in terms of lithography, variability and complexity.

Double Patterning From Design Enablement To Verification

A look at the challenges and various solutions using LELE at 20nm, including place and route effects, OPC and mask misalignment and image rounding.

Reducing IC Cycle Time With Calibre

Getting more functionality on the same die area using more and increasingly complex verification rules is getting more difficult. Here are some solutions.

EUV OPC For 56nm Metal Pitch

At 15nm and beyond, printing of pitches of 64nm and below will be required, and for EUV to replace ArF multi-exposure approaches patterns will have to be printed in a single-exposure process.

More White Papers

Community

Our Sponsors

Blogs

Piecing It Together

Mentor Musings

ASN's All Things SOI

The Foundry Files

Semico Spin

ImPatterning

Litho Guru

Edges Of Darkness

Viewpoints: SEMI

Riding the Silicon Rapids

Applied Innovation